


	1	2	3	4	5	6																								
A	NOTES: Unless otherwise specified, referenced standards shall be the revision in effect at the date of purchase order. 1. UNITS A) Millimetres (mm) are the controlling units for the drawing and supplied fabrication data. 2. GENERAL A) Fabrication shall comply with IPC-6012, Class 2. B) Acceptability shall be in accordance with IPC-A-600, Class 2. C) Drawing dimensions and tolerances shall be interpreted in accordance with ASME Y14.5. D) Electronic fabrication data shall take precedence over graphical representation where discrepancies exist. 3. MATERIALS A) Laminate and prepreg shall comply with the applicable IPC-4101 specification and shall meet UL 94 V-0 flammability requirements. B) Vendor shall use standard FR-4 material unless otherwise specified. C) Finished board thickness shall be as specified in the stackup. D) Material system shall be suitable for lead-free assembly/reflow processes. 4. HOLES A) Hole positional tolerance shall be ±0.075 mm unless otherwise specified. B) Layer-to-layer registration shall be within ±0.125 mm. C) Plated through holes shall comply with IPC-6012, Class 2. D) Minimum finished copper plating thickness in plated hole barrels shall be 20 µm. E) All specified hole sizes are finished hole sizes unless otherwise noted. 5. SURFACE FINISH AND SOLDER MASK A) All exposed solderable copper not covered by solder mask or other specified plating shall receive Electroless Nickel Immersion Gold (ENIG) finish in accordance with IPC-4552. B) ENIG thickness shall be: Nickel: 2.5 µm to 5.0 µm Gold: 0.05 µm minimum C) Apply liquid photoimageable solder mask conforming to IPC-SM-840, Class T, to both sides of the board. D) Maintain solder mask dams between adjacent conductive features where permitted by design geometry and normal fabrication capability. E) Fabricator may adjust solder mask openings as required to prevent solder mask encroachment onto solderable pads. F) Solder mask openings shall not be enlarged by more than 0.05 mm per side beyond the supplied solder mask data without approval. G) Solder mask colour: Black. 6. LEGEND / SILKSCREEN A) Silkscreen shall be white on top and bottom sides where shown in the supplied fabrication data. B) Silkscreen ink shall not be deposited on exposed solderable pads. C) Fabricator may clip silkscreen as required to prevent encroachment onto exposed solderable surfaces. 7. MARKING AND TRACEABILITY A) Fabricator shall provide permanent manufacturing traceability markings suitable for identification of production lot and date. B) Fabricator markings shall not be placed on exposed solderable surfaces, test points, fiducials, or other functional features. C) Fabricator markings shall use non-conductive permanent ink, solder mask, or another suitable non-conductive marking method. 8. ELECTRICAL TEST A) All boards shall be 100% electrically tested for continuity and isolation in accordance with IPC-9252. 9. MECHANICAL REQUIREMENTS AND TOLERANCES A) Bow and twist shall not exceed 0.75%. B) Board outline shall be fabricated from the supplied profile fabrication data. C) Hole locations shall be fabricated from the supplied NC drill data. D) Dimensions explicitly marked "REF" are for reference only. E) Remove burrs and break sharp edges. F) Finished plated through-hole diameter tolerance: ±0.075 mm unless otherwise specified. G) Finished non-plated through-hole diameter tolerance: ±0.050 mm unless otherwise specified. H) Finished board outline dimensions: ±0.25 mm unless otherwise specified. 10. FABRICATION AIDS A) Fabricator may add thieving, coupons, tooling features, breakaway rails, and other process-control features outside the finished board outline as required for manufacture. B) No fabricator-added copper or other permanent features are permitted within the finished board area. C) Fabricator-added panel features shall not interfere with board-edge features, fiducials, slots, or other defined fabrication features. 11. PACKAGING A) Finished PCBs shall be clean, dry, and free of foreign material and fabrication residues. B) Boards shall be packaged in sealed moisture-resistant bags with suitable desiccant for shipment and storage. 12. CONTROLLED IMPEDANCE A) No controlled impedance requirements unless otherwise specified. 13. VIAS A) All vias are plated through-hole vias unless otherwise specified. B) No blind vias, buried vias, or microvias are permitted unless explicitly defined in the fabrication data. 14. STACKUP A) Refer to the stackup drawing for finished board thickness, copper layers, copper thicknesses, dielectric construction, and layer order. B) Fabricator may make normal adjustments to dielectric construction as required for manufacturing provided finished board thickness and all explicitly specified electrical or mechanical requirements are maintained. 15. RoHS A) Fabrication materials and finishes shall comply with RoHS Directive 2011/65/EU and applicable amendments, including Directive (EU) 2015/863.																													
B																														
C	<table><tr><th>Layer Name</th><th>Type</th><th>Material</th><th>Thickness</th></tr><tr><td>F.Mask</td><td>Top solder mask</td><td>Not specified</td><td>0.01 mm</td></tr><tr><td>F.Cu</td><td>Copper</td><td></td><td>0.035 mm</td></tr><tr><td>Dielectric 1</td><td>Core</td><td>FR4</td><td>0.8 mm</td></tr><tr><td>B.Cu</td><td>Copper</td><td></td><td>0.035 mm</td></tr><tr><td>B.Mask</td><td>Bottom solder mask</td><td>Not specified</td><td>0.01 mm</td></tr></table>						Layer Name	Type	Material	Thickness	F.Mask	Top solder mask	Not specified	0.01 mm	F.Cu	Copper		0.035 mm	Dielectric 1	Core	FR4	0.8 mm	B.Cu	Copper		0.035 mm	B.Mask	Bottom solder mask	Not specified	0.01 mm
Layer Name	Type	Material	Thickness																											
F.Mask	Top solder mask	Not specified	0.01 mm																											
F.Cu	Copper		0.035 mm																											
Dielectric 1	Core	FR4	0.8 mm																											
B.Cu	Copper		0.035 mm																											
B.Mask	Bottom solder mask	Not specified	0.01 mm																											
D	<table><tr><td colspan="6">Title: VIVE Pogo Board</td></tr><tr><td colspan="6">File: vive-pogo.kicad_pcb</td></tr><tr><td colspan="3">Size: A4</td><td colspan="2">Date: 2026-09-27</td><td>Rev: 2.0</td></tr><tr><td colspan="4">KiCad E.D.A. 10.0.6</td><td colspan="2">Page: 1/1</td></tr></table>						Title: VIVE Pogo Board						File: vive-pogo.kicad_pcb						Size: A4			Date: 2026-09-27		Rev: 2.0	KiCad E.D.A. 10.0.6				Page: 1/1	
Title: VIVE Pogo Board																														
File: vive-pogo.kicad_pcb																														
Size: A4			Date: 2026-09-27		Rev: 2.0																									
KiCad E.D.A. 10.0.6				Page: 1/1																										
	1	2	3	4	5	6																								